


FIG. 1







....

17 12

FIG. 4

	E STAGE	RESOURC Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction	Register RAM (3port)	Address Mode Logic	ALU	Memory Peripheral Adaptor Logic	Branch / Walt Logic	Registe Write Logic
Hago #	<u>Description</u>				:				20912	COSIC
0	Instruction Fetch	Used	Read							
<u>1 i</u>	Instruction Decode			Used			;			
2	Register Reads	/			Read		1			
3	Address Modes	/				Used				
4	ALU Operation				/		Used			
1	Memory or I/O	/ /	Read or		<i>I</i> [Read or	·	• • • • • • • • • • • • • • • • • • • •
5	Cycle		Write					Write	}	
6	Branch/Wait			1			İ		Used	
7	Register Write				Write					Used

FIG. 5




FIG. 6

15 Unused




FIG. 7 %

140	142		143	_	
Addr	ess Mode	Description	1-Word	2-Word	
regis	iter	Fin	yes	no	1
regis	ter indirect	*An	yes	no	
base	displacement	*(Rn+K)	yes	yes	
PC r	elative	*(PC+K)	yes	yes	
abso	ute	*K	no	yes	
imme	diate	K	some	some	

Instr	<u>Description</u>	Available Address Modes
add and bc bic bis bix bra inp ior jsr ld mov outp rol st sub thrd xor	2's complement add bitwise and conditional branch bit clear bit set bit change unconditional branch read input port bitwise inclusive or jump to subroutine load from RAM move immediate write output port bitwise rotate left store to RAM 2's complement subtract get thread number bitwise exclusive or	register, immediate register, immediate PC relative immediate immediate immediate PC relative immediate register, immediate register indirect, absolute base displacement, absolute immediate register, immediate register, immediate register, immediate register, immediate register, immediate base displacement, absolute register register register register, immediate

/ 146

FIG. 9

```
// Initialize Constants
                     SCUptr 0x04
                                                 // SCU pointer register
                     SCUpc 0x00
                                                 // SCU program counter register
  150
                     SCUreg 0x00
                                                 // SCU thread register register
                     SCUar 0x03
                                                 // SCU stop/run register
           DroW
           Address
 151-
                  0 // System powers up in SIMD mode with all threads using common code
                  1 InitializeThreads:
                                                // ALL THREADS RUNNING
 152
                  1 thrd
                            ιO
                                                // differentiate threads
                 2 mov
                            r2. 0x00
                                                // Initialize register R2 to zero
                 3 InitMemory:
                                               // write zeros to memory, SIMD Mode
154 -
                 3
                 3 st
                            r2, r0, 0x00
                                               // 8-way parallel store to memory
                 4 add
                           r0, r0, 0x08
                                               // move threads to next 8 memory locations
                                               // Check if 16k words initialized by testing bit 14 of word
                 5 blc
                           10, 10, 0x0E
                 6 bc
                           0x9, Initmemory
                                               // if v bit=0, branch back
                 7 StopThreads:
                                               // stop threads 1 to 7
156
                7
                 7 mov
                           r7, OxFE
                                               // set up mask to only select thread 0
                           r7, SCUsr
                8 outp
                                               # set SCU stop vector for only thread 0 running
                9 InitForMIMD:
                                               // ONLY THREAD ZERO RUNNING
158 -
                9
                9 mov
                           r5, 0x38
                                               // select SCU pointer value for thread 7 & its register R0
                                               // set pointer to start of MIMD branch table
               10 mov
                           r6, 23
               12 mov
                           17, 0x800
                                               // branch location for thread 7
                                               // point thread to its branch location
               14 mov
                           r0. 0x100
               15 SetMIMD:
                                               // restart threads in MIMD operating mode
160
               15
               15 outp
                           r5, SCUptr
                                               // select thread to change SCU pointer register
                           r8, SCUpc
                                               // initialize program counters by SCU PC register
               16 outp
               17 outp
                           r7. SCUreg
                                               // initialize R0 of selected thread to MIMD branch location
               18 sub
                           17, 17, 0x100
                                               // pointer to next branch address
                           r5, r5, 0x08
                                               // shift to next thread value
               19 sub
               20 bc
                           0x0A, SetMIMD
                                               // loop until program counters of thread 7 to 1 initialized
                           r4, 0x00
                                               // set up SCU mask to select all threads
               21 mov
                           r4. SCUer
                                               // set SCU stop vector to run all threads
               22 outp
162
               23 MIMDStart:
                                               // each thread branches to individual Independent programs
               23
               23 jsr
                           10, 10
                                               If jump to different program for each thread, start MIMD
```